1. Introduction {#sec1-materials-12-03815}
===============

Oxide-semiconductor-based thin-film transistors (TFTs) are promising devices for the implementation of electronic circuits in large areas owing to their attractive properties such as high carrier mobility, high uniformity, and low-temperature process compatibility \[[@B1-materials-12-03815],[@B2-materials-12-03815],[@B3-materials-12-03815],[@B4-materials-12-03815],[@B5-materials-12-03815]\]. So far, various studies have demonstrated complementary logic circuits using oxide TFTs because they have several advantages in comparison to n-type logic circuits, such as low power consumption, high voltage gain, and good noise immunity \[[@B6-materials-12-03815],[@B7-materials-12-03815],[@B8-materials-12-03815],[@B9-materials-12-03815],[@B10-materials-12-03815],[@B11-materials-12-03815],[@B12-materials-12-03815],[@B13-materials-12-03815],[@B14-materials-12-03815],[@B15-materials-12-03815]\]. While most oxide TFT-based complementary logic circuits reported thus far were based on two-dimensional (2D) planar structures, there exist fundamental limits to the 2D planar structured complementary logic circuits, such as a large dimension due to the horizontally distributed n- and p-channel transistors and a large parasitic resistance caused by long interconnection lengths. The three-dimensional (3D) stacked structure requires more difficult processing techniques in comparison to the 2D planar structure including thermal budget optimization. However, the 3D stacked structure has recently attracted much attention since it can significantly increase the packing density and also improve the drivability of microelectronic circuits by reducing the interconnection lengths and parasitic resistances \[[@B16-materials-12-03815],[@B17-materials-12-03815]\]. In addition, Lin et al. \[[@B18-materials-12-03815]\] showed that the obtained parasitic capacitance of the 3D stacked silicon complementary inverter was also lower than that of the 2D planar structure. The experimental realization of 3D stacked structure remains challenging, and therefore, only a few research groups have reported vertically stacked complementary inverters composed of oxide TFTs or oxide/organic TFTs \[[@B14-materials-12-03815],[@B15-materials-12-03815],[@B16-materials-12-03815],[@B17-materials-12-03815],[@B19-materials-12-03815],[@B20-materials-12-03815]\]. Particularly, to the best of our knowledge, there exists no experimental demonstration of the 3D stacked complementary inverter using indium-gallium-zinc oxide (IGZO) TFT and tin monoxide (SnO) TFT, that are the most representative n-channel and p-channel oxide TFTs.

In this work, we demonstrated a 3D stacked complementary inverter composed of an n-channel IGZO and a p-channel SnO TFT for the first time. The fabricated 3D stacked complementary inverter exhibited full swing characteristics with a high voltage gain of \~33.6 at a supplied voltage (*V*~DD~) of 10 V. In addition, we investigated the photoresponse of the 3D stacked complementary inverter in the visible region. The obtained results show that the fabricated inverter can be used as a sensitive visible light sensor using the voltage read-out scheme.

2. Experimental Procedure {#sec2-materials-12-03815}
=========================

[Figure 1](#materials-12-03815-f001){ref-type="fig"}a shows the schematic cross-sectional view of the fabricated vertically stacked complementary logic inverter. A 25-nm-thick IGZO channel layer was deposited by RF magnetron sputtering without intentional substrate heating using a 4-inch IGZO target (In:Ga:Zn:O = 1:1:1:4 mol%, purity: 99.99 %) on a heavily doped n-type Si wafer covered by a 40-nm-thick thermal SiO~2~ and patterned by a lift-off process. During the deposition of the IGZO channel layer, the working pressure, Ar flow rate, and sputtering power were 5.0 mTorr, 20 sccm, and 50 W, respectively. A 50 nm-thick ITO layer was deposited by DC sputtering as the source/drain electrodes and was patterned using a lift-off process. Then, the deposited thin films were subjected to simultaneous ultraviolet and thermal (SUT) treatments at 150 °C for 1 h in air using a hot plate and ultraviolet light. Ultraviolet light irradiation was performed using a mercury-sourced ultraviolet light with wavelengths of 185 nm (at 10%) and 254 nm (at 90%) during the SUT treatment. The photon flux density of the ultraviolet light was fixed at 15 mW/cm^2^. The SUT treatments were reported to be effective in the densification and condensation of various sputter and solution-processed metal oxide thin films and improve the electrical characteristics and stabilities of IGZO TFTs \[[@B21-materials-12-03815],[@B22-materials-12-03815],[@B23-materials-12-03815],[@B24-materials-12-03815]\]. A 100-nm-thick Al~2~O~3~ film was deposited at 200 °C to serve as the gate insulator of the IGZO TFT by atomic layer deposition (ALD) using Al(CH~3~)~3~ (trimethylaluminum (TMA)) and H~2~O as precursors. The Al~2~O~3~ was patterned using photolithography and wet etching to expose the source/drain contact holes. A sputtered molybdenum film with a thickness of 50 nm was used as the common gate electrode and patterned by a lift-off process.

Another 100 nm-thick Al~2~O~3~ film was deposited at 200 °C by ALD on top of the IGZO TFT to serve as the gate insulator for the SnO TFT. The gate insulator for the SnO TFT was patterned using photolithography and wet etching to expose the common gate and source/drain contact holes of the IGZO TFT. Next, a 24 nm-thick SnO layer was deposited using the RF magnetron sputtering method without intentional substrate heating using a 3-inch Sn target and patterned by a lift-off process. Then, it was annealed at 180 °C for 30 min using hot a plate. During the deposition of the SnO channel layer, the working pressure, gas mixing ratio (Ar/O~2~), and sputtering power were 3.0 mTorr, 90/4 (sccm/sccm), and 50 W, respectively. An 80 nm-thick ITO layer was deposited by DC sputtering as the source/drain electrodes of the SnO TFT and was patterned using a lift-off process. Next, a 2 μm-thick SU-8 layer was formed using the spin coating process as a passivation layer following the formation condition described in detail in our previous work \[[@B25-materials-12-03815]\]. Finally, the sample was post-annealed at 180 °C for 15 min in air. The optical image and circuit diagram of the fabricated vertically stacked complementary inverter are illustrated in [Figure 1](#materials-12-03815-f001){ref-type="fig"}b,c, respectively. All electrical measurements for the TFTs and circuits were conducted at room temperature in air using an Agilent 4156C precision semiconductor parameter analyzer (Agilent Technologies., Santa Clara, CA, USA).

3. Results and Discussion {#sec3-materials-12-03815}
=========================

3.1. Thin Film Characterization {#sec3dot1-materials-12-03815}
-------------------------------

[Figure 2](#materials-12-03815-f002){ref-type="fig"}a,b display the X-ray diffraction (XRD, Rigaku, Tokyo, Japan) patterns obtained from the IGZO and SnO thin films deposited on the SiO~2~/Si substrate, respectively. The thickness of the thin-films were 25 nm for the IGZO film and 24 nm for the SnO film, respectively. The crystal structures of the IGZO and SnO thin-films were characterized by a D8 Advance X-ray diffractometer from Bruker AXS using *CuK*~α1~ radiation (λ = 1.54056 Å). As shown in [Figure 2](#materials-12-03815-f002){ref-type="fig"}a, the observed broad peak in the range of 30° to 35° is considered as an amorphous halo peak that comes from the IGZO film \[[@B26-materials-12-03815]\]. [Figure 2](#materials-12-03815-f002){ref-type="fig"}b presents the crystalline status of the SnO thin-film. SnO possesses a tetragonal PbO-type (P4/nmm) crystallographic structure, in which the spherical Sn 5 s orbitals and O 2p orbitals have almost the same energy levels for effective interaction. Therefore, they can form delocalized and isotropic hybridized orbitals that provide an effective hole transport path \[[@B27-materials-12-03815],[@B28-materials-12-03815]\]. Owing to its potential for high hole mobilities, SnO has attracted special attention as a promising p-type oxide semiconductor.

The XRD patterns in [Figure 2](#materials-12-03815-f002){ref-type="fig"}b are well matched with the (001), (101), (002), (112), and (103) planes of the tetragonal SnO phase (Powder Diffraction File (PDF) card No. 00-006-0395). The average grain size (D) calculated from the SnO (101) peak was 126 Å. The grain size was calculated based on the Debye-Scherrer equation \[[@B29-materials-12-03815]\]:$$D = \frac{0.9\mathsf{\lambda}}{\beta\cos\theta}$$ where λ is the X-ray wavelength, *β* is the full width at half maximum of the diffraction peak, and*θ* is the Bragg angle, respectively.

[Figure 3](#materials-12-03815-f003){ref-type="fig"} shows the X-ray photoelectron spectroscopy (XPS, Thermo Fisher Scientific, East Grinstead, UK) Sn 3*d*~5/2~ spectra of the tin oxide thin-film deposited on SiO~2~/Si substrate. The Sn 3*d*~5/2~ spectra are deconvoluted into three sub-peaks, corresponding to Sn^0^, Sn^2+^, and Sn^4+^ components. The binding energy values are fixed at 485.1, 486.0, and 487.3 eV, respectively \[[@B30-materials-12-03815]\]. The XPS results showed that the deposited thin-film was composed of Sn, SnO, and SnO~2~, but the p-type SnO/Sn^2+^ was the dominant phase as observed in [Figure 2](#materials-12-03815-f002){ref-type="fig"}b.

3.2. Electrical Characteristics of N-Channel IGZO and P-Channel SnO TFTs {#sec3dot2-materials-12-03815}
------------------------------------------------------------------------

Because it is essential to match the characteristics of n- and p-channel TFTs to obtain excellent complementary logic circuits, individual current-voltage characteristics of vertically stacked top-gate IGZO and bottom-gate SnO TFTs were investigated. The channel width (*W*) and length (*L*) of the devices were *W*~n~ = 400 μm and *L*~n~ = 1000 μm for the n-channel IGZO TFT and *W*~p~ = 280 μm and *L*~p~ = 100 μm for the p-channel SnO TFT, respectively. The transfer curves (drain current *I*~DS~ versus gate-source voltage *V*~GS~) and output curves (*I*~DS~ versus drain-source voltage *V*~DS~) are shown in [Figure 4](#materials-12-03815-f004){ref-type="fig"}a,c and [Figure 4](#materials-12-03815-f004){ref-type="fig"}b,d for n-channel and p-channel TFTs, respectively. The transfer curves were measured at *V*~DS~ = 10 V for IGZO TFT and *V*~DS~ = −10 V for SnO TFT. The values of saturation mobility (*μ*~SAT~), on/off current ratio (*I*~ON~/*I*~OFF~), threshold voltage (*V*~TH~), and subthreshold swing (*SS*) were 7.61 cm^2^/V⋅s, 4.30 × 10^8^, 0.03 V, and 0.29 V/dec for IGZO TFT and 1.34 cm^2^/V⋅s, 5.75 × 10^3^, 3.15 V, and 3.62 V/dec for SnO TFT, respectively. Here, the values of *μ*~SAT~ were calculated from the following equation:$$\mu_{SAT} = \frac{2L}{WC_{i}}\left( \frac{\partial\sqrt{I_{DS}}}{\partial V_{GS}} \right)^{2}$$ where *C~i~* represents the capacitance of the gate insulator per unit area. The *μ*~SAT~ values of each TFT are comparable with those of previous reports, thereby demonstrating that the stacking process did not deteriorate their performances \[[@B31-materials-12-03815],[@B32-materials-12-03815]\]. The values of *V*~TH~ were extracted by extrapolating a straight line in (*I~DS~*)^1/2^-*V~GS~* plot on the *V~GS~* axis. The *SS* values which indicate the necessary *V~GS~* to increase *I~DS~* by one decade were calculated from the inverse of the maximum slope of the transfer characteristics. Typical output curves of the IGZO and SnO TFTs are shown in [Figure 4](#materials-12-03815-f004){ref-type="fig"}c,d, respectively. It is evident that the output curves exhibit clear pinch-off and current saturation.

3.3. Static Performance of Vertically Stacked Complementary Inverter {#sec3dot3-materials-12-03815}
--------------------------------------------------------------------

The static performance of the vertically stacked complementary inverter was evaluated using its switching threshold voltage (*V*~M~), static circuit gain (*A*~V~ = \|*dV*~OUT~/*dV*~IN~\|), and noise margin values extracted from the measured inverter voltage transfer characteristics (VTCs). [Figure 5](#materials-12-03815-f005){ref-type="fig"}a,b show the VTC and static DC gain values of the vertically stacked complementary inverter at different *V*~DD~s of 6, 8, and 10 V, respectively. The values of *W*~n~/*L*~n~ and *W*~p~/*L*~p~ of the IGZO and SnO TFTs were 400 μm/1000 μm and 280 μm/100 μm, respectively. The large value of *W*/*L* ratio of the SnO TFT compare to that of the IGZO TFT was employed to compensate the difference in *μ*~SAT~ values of IGZO and SnO TFTs and to optimize the inverter performance. Clear inverter action with a full swing is observed in [Figure 5](#materials-12-03815-f005){ref-type="fig"}a. The performance of the fabricated complementary inverter at different *V*~DD~s is summarized in [Table 1](#materials-12-03815-t001){ref-type="table"}.

As shown in [Figure 5](#materials-12-03815-f005){ref-type="fig"}b, the voltage gain increases with the *V*~DD~ and reaches \~33.6 at *V*~DD~ = 10 V, which is higher than that of the oxide TFT-based vertically stacked complementary inverters reported in previous works at the same *V*~DD~ \[[@B14-materials-12-03815],[@B15-materials-12-03815]\]. The relatively high voltage gain may be attributed to the high output resistance of both TFTs, as shown in [Figure 4](#materials-12-03815-f004){ref-type="fig"}. It is expected that the gain of the inverter can be more increased by improving the mobility and output resistance of TFTs \[[@B33-materials-12-03815]\]. The noise margin values were extracted from the static VTC shown in [Figure 5](#materials-12-03815-f005){ref-type="fig"}a. The input-high voltage (*V*~IH~) and input-low voltage (*V*~IL~) are the input voltage values where the slope of VTC is equal to −1. The output-high voltage (*V*~OH~) and output-low voltage (*V*~OL~) are the output voltage values for the input-low voltage and input-high voltage, respectively. For *V*~DD~ = 10 V, the noise margin high (*N*~MH~ = *V*~OH~ − *V*~IH~) and noise margin low (*N*~ML~ = *V*~IL~ − *V*~OL~) were 3.13 and 3.16 V, respectively. The balanced noise margin may be attributed to the well optimized geometric aspect ratio between the pull-up SnO and pull-down IGZO TFTs.

3.4. Visible Light Photoresponse of Vertically Stacked Complementary Inverter for Optoelectronic Applications {#sec3dot4-materials-12-03815}
-------------------------------------------------------------------------------------------------------------

To maximize the potential of vertically stacked complementary inverters beyond the logic applications by including optoelectronic applications such as photo-sensors, we investigated their photoresponse. First, the characteristics of the vertically stacked bottom-gate SnO TFT device upon illumination with visible light was investigated. We performed the electrical measurements in the dark as well as under light illumination at different light intensities and wavelengths. The effects of light illumination on top-gate IGZO TFT was not significant in the turn-on region because the IGZO film is covered by the Mo gate electrode. [Figure 6](#materials-12-03815-f006){ref-type="fig"} shows the transfer and output curves of the vertically stacked bottom-gate SnO TFT in the dark and when illuminated on the top of the device with white (wavelength \~ 420--780 nm), red (wavelength \~ 625--630 nm), green (wavelength \~ 505--535 nm), and blue (wavelength \~ 460--465 nm) light-emitting-diodes (LEDs). The SU-8 for the passivation layer is an optically transparent material for the light with a wavelength of above 400 nm \[[@B34-materials-12-03815]\], which implies that almost all photons from the LEDs pass through the SU-8 passivation layer without being absorbed.

[Figure 6](#materials-12-03815-f006){ref-type="fig"}a,b show the transfer and output curves of the SnO TFT obtained under white light illumination with different intensities, respectively. It is evident from [Figure 6](#materials-12-03815-f006){ref-type="fig"}a that the transfer curve shifts in the positive direction with an increase in *SS*, and *I*~OFF~ under light illumination. This phenomenon can be attributed to the increase in the conductivity in SnO because the absorbed photon can increase the photogeneration in holes and electrons under light illumination \[[@B35-materials-12-03815]\]. More photons are expected to be absorbed under more intense light illumination. The transfer curve in [Figure 6](#materials-12-03815-f006){ref-type="fig"}a shows the recovery behavior in dark condition, following a light illumination of 120,000 lx. The transfer curve recovered to the initial state within 300 s after turning-off a light source. The mechanism which can explain the recovery behavior in [Figure 6](#materials-12-03815-f006){ref-type="fig"}a is the trapping and detrapping of electrons in bulk defect states of SnO thin-film. The photo generated electrons can be trapped in the bulk states, while holes are able to be more mobile in the semiconductor and they are likely to be swept away. A thermal release of trapped electrons causes the recovery behavior of the transfer curve after turning-off the light. Our previous experiment described the recovery behavior of SnO TFT after terminating the light illumination in detail \[[@B36-materials-12-03815]\]. The photogenerated carrier effect is also observed in the output characteristics, as shown in [Figure 6](#materials-12-03815-f006){ref-type="fig"}b. The output resistance decreased with an increase in the intensity of the white light. [Figure 6](#materials-12-03815-f006){ref-type="fig"}c,d show the transfer and output curves in the dark and under red-green-blue (RGB) light illumination for a fixed intensity of \~6.5 mW/cm^2^. [Figure 6](#materials-12-03815-f006){ref-type="fig"}c shows that the transfer curve shifts in the positive direction with an increase in *SS* and *I*~OFF~ under RGB light illumination as compared to the dark condition. The characteristics of the device further changed as the wavelength decreased from the red to the blue light. The output resistance also further decreased with a decrease in the wavelength of the light, as shown in [Figure 6](#materials-12-03815-f006){ref-type="fig"}d. These results suggest that the changes in the electrical properties of SnO TFT under light illumination strongly depend on the intensity and wavelength (photon energy) of the illuminated light. The inset of the [Figure 6](#materials-12-03815-f006){ref-type="fig"}c depicts the absorption spectra of the deposited SnO thin-film within the wavelength range of 350--1200 nm. The absorbance increased with a decrease of the wavelength. This result is consistent with the results shown in [Figure 6](#materials-12-03815-f006){ref-type="fig"}c,d.

The effects of incident light on the electrical characteristics of the vertically stacked complementary inverter were studied by measuring the photoresponse of the inverter circuit with respect to the illumination intensity and wavelength of the light. The vertically stacked complementary inverter showed excellent photoresponse under visible light illumination. [Figure 7](#materials-12-03815-f007){ref-type="fig"}a,b show the VTC and static DC gains obtained as a function of the intensities of white light. The *V*~M~ was shifted from 5.19 to 8.92 V and the static gain of the inverter was decreased from \~33.2 to \~6.5 with an increase in the light intensity from 0 to 120,000 lx at *V*~DD~ = 10 V.

Similar photoresponse was observed under RGB light illumination condition, where the initial VTC curve moved toward a more positive direction as the wavelength of light decreased, as shown in [Figure 7](#materials-12-03815-f007){ref-type="fig"}c. The *V*~M~ was 5.26 V (in dark) and increased under illumination to 6.75 V (red light), 7.22 V (green light), and 7.67 V (blue light) at *V*~DD~ = 10 V. The values of static voltage gain of the inverter were \~33.5 (in dark), \~25.7 (red light), \~22.8 (green light), and \~16.1 (blue light) at *V*~DD~ = 10 V, as shown in [Figure 7](#materials-12-03815-f007){ref-type="fig"}d. The positive shift in *V*~M~ occurred owing to the positive shift in *V*~TH~ of the SnO TFT by photogenerated charge carriers under illumination. The decrease in the voltage gain under light illumination can be attributed to the decrease in output resistance of the SnO TFT, as shown in [Figure 6](#materials-12-03815-f006){ref-type="fig"} \[[@B33-materials-12-03815],[@B37-materials-12-03815],[@B38-materials-12-03815]\]. The obtained results show the potential for a vertically stacked complementary inverter to be used in sensitive optoelectronic devices that can detect a specific wavelength within the visible light.

4. Conclusions {#sec4-materials-12-03815}
==============

In summary, we demonstrated a vertically stacked complementary inverter using n-channel IGZO and p-channel SnO TFTs. A bottom-gate p-channel SnO TFT was stacked on top of a top-gate n-channel IGZO TFT using a shared common gate electrode to implement this geometry. The fabricated inverter exhibited clear inverter action with full swing characteristics. The static voltage gain increased with an increase in *V*~DD~ and reached \~33.6 when *V*~DD~ was equal to 10 V. We also investigated the performance of the vertically stacked complementary inverter under light illumination. The results showed that the fabricated vertically stacked complementary inverter exhibited excellent visible-light photoresponse; this implied that the fabricated complementary inverter can be applied in optoelectronic applications such as photo-sensors and imaging systems.
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![(**a**) schematic cross-sectional view, (**b**) optical image, and (**c**) circuit diagram of the vertically stacked complementary logic inverter composed of p-type tin monoxide (SnO) and n-type indium-gallium-zinc oxide (IGZO) thin-film transistors (TFTs).](materials-12-03815-g001){#materials-12-03815-f001}

![XRD patterns of the (**a**) IGZO and (**b**) SnO thin films used as channel layers in this work.](materials-12-03815-g002){#materials-12-03815-f002}

![X-ray photoelectron spectroscopy (XPS) Sn 3*d*~5/2~ spectra of the tin oxide thin-film deposited on the SiO~2~/Si substrate.](materials-12-03815-g003){#materials-12-03815-f003}

![(**a**,**b**) transfer and (**c**,**d**) output curves of the fabricated vertically stacked top-gate IGZO and bottom-gate SnO TFTs, respectively.](materials-12-03815-g004){#materials-12-03815-f004}

![(**a**) voltage transfer characteristics and (**b**) static DC gain of the vertically stacked complementary inverter with p-channel SnO TFT (*W*~n~/*L*~n~ = 400 μm/1000 μm) fabricated on top of the n-channel IGZO TFT (*W*~p~/*L*~p~ = 280 μm/100 μm) at different *V*~DD~s of 6, 8, and 10 V.](materials-12-03815-g005){#materials-12-03815-f005}

![(**a**) transfer and (**b**) output curves of the vertically stacked bottom-gate SnO TFTs under white light illumination with different intensities. (**c**) transfer and (**d**) output curves of the SnO TFT under red-green-blue (RGB) light illumination. The RGB light intensity is fixed at \~6.5 mW/cm^2^. The inset of (**c**) shows the UV-vis absorption spectra of the deposited SnO thin-film.](materials-12-03815-g006){#materials-12-03815-f006}

![(**a**) voltage transfer characteristic (VTC) and (**b**) static voltage gain curves of the vertically stacked complementary inverter under white light illumination with different intensities. (**c**) VTC and (**d**) static voltage gain curves of the inverter under RGB light illumination. The VTCs and corresponding voltage gain curves were measured at *V*~DD~ = 10 V. The fixed RGB light intensity was \~6.5 mW/cm^2^.](materials-12-03815-g007){#materials-12-03815-f007}

materials-12-03815-t001_Table 1

###### 

Performance of the vertically stacked complementary inverter at different *V*~DD~s.

  *V*~DD~ \[V\]   *V*~M~ \[V\]   *A*~V~ \[V\]   *N*~ML~ \[V\]   *N*~MH~ \[V\]
  --------------- -------------- -------------- --------------- ---------------
  6               3.15           16.7           1.72            1.70
  8               4.26           24.1           2.55            2.30
  10              5.18           33.6           3.16            3.13
